

- ★ Super Low Gate Charge
- ★ 100% EAS Guaranteed
- ★ Green Device Available
- ★ Excellent CdV/dt effect decline
- ★ Advanced trench gate super junction technology


Product Summary


BVDSS	RDS(ON)	ID
650V	75mΩ	43A

Description

The XR65R75FRH use super junction technology and design to provide excellent RDS(ON) with low gate charge. This super junction MOSFET fits the industry's AC-DC SMPS requirements for PFC, AC/DC power conversion, and industrial power applications.

The XR65R75FRH meet the RoHS and Green Product requirement, 100% EAS guaranteed with full function reliability approved.

TO-247 Pin Configuration

Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
V_{DS}	Drain-Source Voltage	650	V
V_{GS}	Gate-Source Voltage	± 30	V
$I_D@T_C=25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V^{1,6}$	40	A
$I_D@T_C=100^\circ C$	Continuous Drain Current, $V_{GS} @ 10V^{1,6}$	29	A
I_{DM}	Pulsed Drain Current ²	160	A
EAS	Single Pulse Avalanche Energy ³	750	mJ
I_{AS}	Avalanche Current	---	A
$P_D@T_C=25^\circ C$	Total Power Dissipation ⁴	470	W
T_{STG}	Storage Temperature Range	-55 to 150	$^\circ C$
T_J	Operating Junction Temperature Range	-55 to 150	$^\circ C$

Thermal Data

Symbol	Parameter	Typ.	Max.	Unit
$R_{\theta JA}$	Thermal Resistance Junction-Ambient ¹	---	41	$^\circ C/W$
$R_{\theta JC}$	Thermal Resistance Junction-Case ¹	---	0.27	$^\circ C/W$

Electrical Characteristics (T_J=25 °C, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250uA	650	---	---	V
ΔBV _{DSS} /ΔT _J	BV _{DSS} Temperature Coefficient	Reference to 25°C, I _D =1mA	---	---	---	V/°C
R _{DS(ON)}	Static Drain-Source On-Resistance ²	V _{GS} =10V, I _D =21.5A	---	75	90	mΩ
		V _{GS} =4.5V, I _D =21.5A	---	---	---	
V _{GS(th)}	Gate Threshold Voltage	V _{GS} =V _{DS} , I _D =250uA	3.2	---	4.5	V
ΔV _{GS(th)}	V _{GS(th)} Temperature Coefficient		---	---	---	mV/°C
I _{DSS}	Drain-Source Leakage Current	V _{DS} =650V, V _{GS} =0V, T _J =25°C	---	---	5	uA
		V _{DS} =650V, V _{GS} =0V, T _J =150°C	---	1000	---	
I _{GSS}	Gate-Source Leakage Current	V _{GS} =±30V, V _{DS} =0V	---	---	±100	nA
g _{fs}	Forward Transconductance	V _{DS} =20V, I _D =21.5A	---	30	---	S
R _g	Gate Resistance	V _{DS} =0V, V _{GS} =0V, f=1MHz	---	1	---	Ω
Q _g	Total Gate Charge	V _{DS} =480V, V _{GS} =10V, I _D =21.5A	---	84	---	nC
Q _{gs}	Gate-Source Charge		---	28	---	
Q _{gd}	Gate-Drain Charge		---	36	---	
T _{d(on)}	Turn-On Delay Time	VGS=10V, VDS=400V, RG=27Ω, ID=21.5A	---	89	---	ns
T _r	Rise Time		---	131	---	
T _{d(off)}	Turn-Off Delay Time		---	204	---	
T _f	Fall Time		---	69	---	
C _{iss}	Input Capacitance	V _{DS} =100V, V _{GS} =0V, f=1MHz	---	3445	---	pF
C _{oss}	Output Capacitance		---	134	---	
C _{rss}	Reverse Transfer Capacitance		---	0.6	---	

Diode Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I _S	Continuous Source Current ^{1,4}	V _G =V _D =0V, Force Current	---	---	40	A
V _{SD}	Diode Forward Voltage ²	V _{GS} =0V, I _S =21.5A, T _J =25°C	0.7	0.9	1.1	V
t _{rr}	Reverse Recovery Time	I _F =21.5, di/dt=100A/μs,	---	113	---	nS
Q _{rr}	Reverse Recovery Charge	T _J =25°C	---	0.6	---	nC

Note :

1 The data is tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.

2 The data is tested by pulsed pulse width ≤ 300us duty cycle ≤ 2%

3 The EAS data shows Max. rating. The test condition is V_{RMS}>0, V_D=200V, V_G=10V, L=30mH

4 The power dissipation is limited by 150°C junction temperature

5 The data is theoretically the same as I_{SD} and I_{OMA}. In real applications it should be limited by total power

dissipation.

Typical Performance Characteristics

Fig 1. Output Characteristics ($T_J=25^\circ\text{C}$)




Fig 2. Output Characteristics ($T_J=150^\circ\text{C}$)




Fig 3: Transfer Characteristics




Fig 4: V_{TH} vs. T_J Temperature Characteristics




Fig 5: $R_{DS(on)}$ vs. I_{DS} Characteristics ($T_J=25^\circ\text{C}$)





Fig 6: $R_{DS(on)}$ vs. Temperature



650V Super Junction Power MOSFET

Fig 7: BV_{DSS} vs. Temperature




Fig 8: $R_{DS(on)}$ vs. Gate Voltage




Fig 9: Body-diode Forward Characteristics




Fig 10: Gate Charge Characteristics




Fig 11: Capacitance Characteristics




Fig 12: Safe Operating Area







Fig 13: Max. Transient Thermal Impedance




Gate Charge Test Circuit & Waveform




Switching Test Circuit & Waveforms




Unclamped Inductive Switching Test Circuit & Waveforms



TO-247 Pin Configuration



Mechanical Dimensions for TO-247



COMMON DIMENSIONS

SYMBOL	MM	
	MIN	MAX
A	4.80	5.20
A1	2.21	2.61
A2	1.85	2.15
b	1.11	1.36
b2	1.91	2.21
b4	2.91	3.21
c	0.51	0.75
D	20.70	21.30
D1	16.25	16.85
E	15.50	16.10
E1	13.00	13.60
E2	4.80	5.20
E3	2.30	2.70
e	5.44BSC	
L	19.62	20.22
L1	—	4.30
ØP	3.40	3.80
ØP1	—	7.30
S	6.15BSC	